widely used for electronic system ESD protection. A good TVS is usually costive as it needs some special processes and with extra masking layers for fabrication. A novel TVS design based on the standard CMOS process will be much attractive. This work proposes a new TVS device using a CMOS compatible diode triggered silicon controlled rectifier (DLVTSCR) as the core device. Due to the available of multiple trigger mechanisms and the dual current paths for bypassing the ESD current, the newly proposed device is able to sink an ESD current of over 10 A. In addition, the holding voltage is promoted up to 6.83 V and the trigger voltage is lowered down to 10.8 V which is well suit for most portable device applications.
I. INTRODUCTION
The integrated circuits (ICs) used in modem mobile electronic devices are faster, more powerful, less power consumption, and are much smaller than ever before. However, it is more vulnerable to reliability issues, not only due to its small device size and the use of ultrathin gate oxide, but also due to their applications which make the devices to expose more frequently to electrostatic discharge events produced during the frequent human interfacing, and often plugging and disconnecting the USB devices and HDMI port. On-chip protection is now of vital important for the system reliability. However, the conventional protection scheme is not only costive and bulky but also leads to the system performance degradation [1] [2] [3] [4] [5] .
Transient Voltage Suppressor (TVS) diodes have long been used to provide a high robustness system level ESD protection [6, 7] . Under normal operating conditions, the TVS diode maintains at a high impedance state to the protected circuit. During a transient discharge event, the TVS breaks down electrically and yields a low impedance shunt path to bypass the transient current. A good TVS protection circuit must be able to divert the transient current and to clamp transient voltage below the threshold value before the failure of the protected Ie.
A TVS structure includes a core device and some steer diodes. The clamping voltage usually depends on the core device, and the steer diodes can divert the ESD current to core device and can reduce the overall capacitance of the structure.
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However, to obtain a good TVS diode, some special process such as deep trench isolation or additional processing masking layers are required. This work attempts to develop a CMOS compatible TVS device. Fig. 1 shows the conventional TVS based on a Zener diode (a) and the newly proposed TVS structure.
For protecting the interface for data line communications, a good TVS device must possess some special features. First, a low working voltage is crucial for safeguarding the submicron integrated circuits. The maximum reverse working voltage, Vrwm, the largest allowable DC voltage that the TVS still maintains at non-conducting state, is the key parameter for specifying the working voltage. When the transient voltage exceeds Vrwm, the TVS turns on quickly and a low impedance path will be established to divert the transient current. Hence, a low working voltage is essential for clamping the transient voltage to a level well below the threshold value before causing a discharging damage to the IC to be protected. Second, the equivalent capacitance of TVS should be low enough in order to preserve the signal integrity at the high-speed interface. If the capacitance of the TVS diodes is too high, it will cause excessive load to the circuit and then signal distortion and data errors will be resulted. TVS is an off-chip ESD protection structure so that the cost of its area is not very important. 
II. STRUCTURE AND PERFORMANCE
The schematic equivalent circuit and the cross-sectional view of the diode-triggered L VTSCR structure are shown in Fi � . 2. L VTSCR, using the . gated p-well structure, has been widely used as ESD protectIOn devices because of its suitable values of holding voltage and the low trigger voltage. However, the gate structure also plays an important role on the reliability of the device. By adding an extra diode connecting between the anode and cathode of the conventional L VTSCR the structure can be triggered by an ESD event easier. Whe� an ESD event occurs, the drain PN junction and the substrate of the GGNMOS will be first drove into avalanche breakdown and the voltage drop across the diode increases as the avalanche current increases. Meanwhile, the electrons in the N+ (the one between the N-well and P substrate) will diffuse into the N-well. When the voltage drops across the diode rises to above 0. 7 V, the bipolar transistor (Ql) will be turned on. And that makes the SCR to be turned on later owing to the positive feedback in the transistors Ql and Q2.
Compared to the conventional L VTSCR (The current path is the depicted line(2) in Fig. 2(a) ), the newly proposed structure has a different current conduction path (The current path is the depicted line(l) in Fig. 2(a) ) When the current goes t�ough the diode rather than the N-well, the trigger voltage of this structure decreases because the parasitic resistance of the diode is much less than that of the N-well. In addition, the diode alleviates the positive feedback mechanism and thus increases the holding voltage.
To study the characteristic of this new structure tran . smis . sion line pulse (TLP) measurements using pulses with a nse hme of IO ns and a pulse width of 100 ns were conducted. Fig. 3 shows the comparison of TLP characteristics for conventional and diode triggered L VTSCR. As compared with the conventional L VTSCR, the new diode-triggered L VTSCR structure exhibits a low parasitic resistance (calculated by dv/di) because of the current conduction path in the newly proposed ESD clamp is now fonned by the GGNMOS together with the SCR. As shown in Fig.3 , the trigger voltage decreases from 8.94 V to 7.82 V; whereas the holding voltage increases from 2.01 V to 3. 21 V. In addition, the failure current, 1t2, also increases from 3. l7 A to 4.05 A because of the available of two current conduction paths. 
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As shown in Fig. 4 , when the value of D (the distance ?etween the drain side of gate to contact of gate, see Fig. 2(a) ) mcreases from 0.85 f.. lm to 2.35 f.. lm, 1t2 increases from 2.05 A to 3. 1 A. When the drain contact is close to the poly gate (when D is small), the heat produced at the drain junction spreads isotropically to the contact metal and results in a lower failure current level [8] . Hence, a larger separation between the contact and the poly gate will help to increase the failure current level.
After investigating the standalone DL VTSCR A TVS using the DL VTSCR as the core device was realiz�d and the TLP test result is shown in Fig. 5 . Taking 1101 as an example, when an ESD event occurs, the ESD current will be released by the steer diode D 1, through the DL VTSCR and then going to GND. As shown in Fig. 5 , the TVS structure presents a hi . gher holding voltage of about 6.83 V and an acceptable trIgger voltage of about 1O.8V. While this structure is triggered by diode, the turn-on speed is faster than nonnal SCR. So these values can be acceptable for ESD protection applications for high-speed digital interfaces such as USB2.0, HDMI, and A VI ports in portable equipments. :;
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III. CONCLUSION
This paper attempts to incorporate a diode-triggered low voltage silicon controlled rectifier into a TVS. Results show that the larger distance between the gate edge and the drain contact, the higher ESD current (1t2) can be obtained. The TVS structure was further verified with the standard CMOS process and good robustness was obtained. This structure can be used for system level ESD protections for high speed digital interfaces such as USB2.0, HDMI, A VI ports and so on.
